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Abstract
The recent surge in the demand for low power portable wireless electronics
that can offer extremely high data rates has resulted in much active research in
Ultra-Wideband (UWB) systems. UWB is widely recognized as a promising
technology for high data rate, short-range applications with precise time resolution
and high energy efficiency. All these benefits originate from the wideband
characteristic of the transmitted/received impulse signals in an UWB system. With
current technology, UWB can offer data rates up to 480 Mbps and its operational
frequency spectrum is between 3.1 and 10.6 GHz. However, the wideband operation
of UWB systems imposes many design challenges that have not been explored before
in the traditional narrowband ones.
This research is focused on the analysis and design of a low noise amplifier
(LNA) for UWB applications. First, two popular narrowband topologies based on
inductively degenerated common-source and common-gate configurations are
introduced. A comparison between these two topologies is also presented. Then,
several wideband LNA topologies are presented and analyzed to determine their
suitability for wideband operation. The main emphasis is on input matching, voltage
gain, noise figure, and process variation tolerance. Finally, a design procedure is
proposed. Examples of applying this procedure to implement a single-ended and
differential multistage LNA in 65 nm CMOS process are also given. Both LNAs are
designed to have a gain of at least 45 dB, a noise figure of less than 8 dB and an S11 of
better than -10 dB while drawing less than 10 mA from a 1.3 V power supply. The
LNA's operating frequency is 8.5 GHz.
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1 Introduction
1.1 Background and Motivation
The late 20th and early 21st century can be referred to as the wireless era, in
which we witnessed the rapid growth of wireless communication technologies. It is
envisioned that wireless systems will enable connectivity for "everybody and
everything at any place and any time" [1].
It is not uncommon nowadays for an average home to have several digital
cameras, portable music players, cellular phones and external hard drives. An average
home entertainment system includes a high definition television, cable receiver and a
digital video recorder. As the number of devices increase, so does the number of
wires connecting these devices together. It is usually frustrating to see a mess of
cables around the home or office desk and can also be inconvenient to have to carry
these cables when traveling. One could see how wireless technologies could ease the
life of the user by removing some or all of these wires.
The current wireless data technologies can be divided into three categories:
wireless wide area network (WWAN), wireless local area network (WLAN) and
wireless personal area network (WPAN). WWAN includes direct satellite link, CDMA
based EVDO and WiMAX that covers regions of several miles wide. These have data
rates up to a few Mbps. The main disadvantage of WWAN is power consumption.
Since they are designed to cover several miles, they are very power hungry. WLAN
has an operating range of a few hundred feet. The primary example of WLAN systems
is WiFi (802.11a/b/g). WiFi has the potential for high data rates. For example,
802.11a and 802.11g offer raw data rates of up to 54 Mbps. Yet, similar as with
WWAN, WLAN is designed for long range communication. Thus, they are also very
power hungry. WPAN has a coverage range of a few feet. Two notable examples of
WPAN are infra-red and Bluetooth communication. Infra-red communication offers
data rates of a few kbps, while Bluetooth offers data rates of up to 3 Mbps. Current
WPAN technologies are meant for low speed short range communications [2]. Figure
1-1 shows some well-established as well as some emerging wireless communication
technologies. The transmission distance ranges from centimeters (RFID) to
kilometers (WiMAX), and the data rate can be as low as 1.65 kbps and as high as sub-
Gb/s [3].
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Figure 1-1 Wireless Communication Standards [3].
Among all these wireless technologies, Ultra-wideband (UWB) is the most
promising technology for next generation WPANs, especially because of its low cost,
low power and high data rates for applications such as streaming high quality
multimedia or transferring large digital files. It is widely accepted that UWB will play
a key role in achieving a world where "everybody and everything is connected" [1].
1.2 CMOS Technology
Most commercial RF transceivers are implemented as multi-chip modules
(MCMs) or system in packages (SiPs), using various technologies. The digital
baseband and mixed-signal circuitry are implemented in complementary metal-oxide
semiconductor (CMOS). However, the analog and RF sections are implemented in
silicon-germanium (SiGe) or gallium-arsenide (GaAs) technologies. High-quality
passive filters are usually off-chip components. MCM and SiP haves shortcomings
such as high integration cost and large chip area. Therefore, there is a global trend
toward a single technology that enables the possibility of single chip RF transceiver.
CMOS was originally not considered a good technology for analog and RF
applications. Compared to SiGe and GaAs, CMOS has relatively smaller
transconductance, low drive capability, and poor quality on-chip passive components.
However, the rapid growth of the digital industry due to the continuous scaling of the
CMOS technology has motivated designers to create analog and RF CMOS circuits that
can be integrated easily with digital circuitry. Moreover, typical figures of merit such
as fT and fMAx have exceeded the 100 GHz limit. Hence, the speed of CMOS is more
than adequate for a common wireless system which has a maximum operating
frequency at 10 GHz. Despite the inferior performance of RF CMOS circuits compared
to their SiGe and GaAs counterparts, the feasibility of integrating analog/digital/RF
circuits on a single chip, the potential of low cost and low power consumption and the
dominance of CMOS in digital circuitry has provided reasonable motives to adopt
CMOS over other technologies [4].
Except for fT and fMAX, the analog performance of CMOS transistors is getting
worse as the transistor gets smaller. For example, gate leakage current, low intrinsic
gain gm/gds, and poor device matching are primary challenges in scaled CMOS
technologies. Additionally, decreasing the supply voltage is making the design for
analog and RF circuits more difficult while its reduction does not necessary lead to
lower power consumption [5].
1.3 Research Objective and Thesis Organization
This thesis concentrates on the design and implementation of a CMOS low
noise amplifier (LNA) for UWB applications. The main interest lies in developing a
design technique for high voltage gain, low noise and low power consumption.
This thesis is organized into seven chapters. After the introduction, Chapter 2
provides an overview of UWB technologies. A brief introduction is given at first,
followed by its potential applications and system design challenges.
Chapter 3 concentrates on common transceiver architectures. In particular, it
focuses mainly on superheterodyne and direct-conversion architectures. Low-IF and
wideband-IF are also briefly discussed. In the end, a set of specifications given by
IEEE 802.15.3a PHY standard for MB-OFDM and DS-UWB proposals conclude this
chapter.
Chapter 4 describes a receiver designed for the UWB low data rate system,
which operates in the 3-5 GHz subband. The main emphasis is on the circuit
implementations of the LNA. Simulation results and the receiver architecture are also
presented.
Chapter 5 focuses on the transistor-level circuit design of LNA. At first, two
popular narrowband LNAs, namely inductively degenerated common-source and
common-gate topologies, are discussed and compared. Then, several wideband LNA
topologies are presented and analyzed. The main emphasis is on input matching,
voltage gain, noise figure, and process variation tolerance.
In Chapter 6, a design procedure of LNA is presented. Then, examples of
applying this procedure to design a single-ended and differential multistage LNA are
given. Post layout simulation results of the single-ended LNA are also included.
Finally, the thesis is concluded in Chapter 7.
2 Overview of UWB Technologies
2.1 UWB Technologies
A UWB signal is defined by the FCC as any emitting signal that has a fractional
bandwidth greater than or equal to 0.20 or has a bandwidth greater than or equal to
500MHz, regardless of the fractional bandwidth. Factional bandwidth Bf can be
expressed as
B 2(f - fL)  (2.1)
Bf = - x 100% - fu +fLx 100%,fc fv + fL
where B is the absolute frequency bandwidth, fc is the center frequency, fu is the
upper -10 dB corner frequency and fL is the lower -10 dB corner frequency [3].
UWB operational frequency bands, authorized by the FCC, are below 960 MHz,
3.1-10.6 GHz and 22-29 GHz. The allowed effective isotropic radiated power (EIRP) is
below -41.3 dBm/MHz. The FCC spectral mask for UWB EIRP emission level is shown
in Figure 2-1 and Table 2-1. All UWB devices must meet this spectral mask for legal
operation [1].
Frequency Range (MHz) Indoor Limit (dBm/MHz) Outdoor Limit (dBm/MHz)
Below 960 FCC 15.209
960-1610 -75.3 -75.3
1610-1990 -53.3 -63.3
1990-31000 -51.3 -61.3
31000-10600 -41.3 -41.3
Above 10600 -51.3 -61.3
Table 2-1 FCC Mask Limits [6]
UWB Emission Limits
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Figure 2-1 FCC Emission Limit for Indoor UWB Communication [7]
The main advantage of UWB technology can be perceived from Shannon's
channel capacity theorem:
C = B x log 2(1 + SNR), (2.2)
where C represents the channel capacity in bits per second, B is the channel
bandwidth in Hertz, and SNR is the signal-to-noise ratio. A channel capacity grows
linearly with bandwidth but only logarithmically with SNR. In other words, it is much
easier to increase the channel capacity by increasing the bandwidth than the SNR.
Another advantage of large bandwidth is that only a small radiated power is
needed to achieve the same data rate. Figure 2-2 compares an UWB system with 7.5
GHz of bandwidth and -2.55 dBm (0.56 mW) of transmitted power to a 2.4 GHz ISM
narrowband system with 83.5 MHz of bandwidth and 20 dBm (100 mW) of
transmitted power assuming 0 dBi antenna gain. It can be seen that within a distance
of 10 meters, the UWB system achieves an order of magnitude higher data rate with
less than two orders of radiation power. In other words, having a relatively large
bandwidth allows the possibility of operation below the noise floor, which is
beneficial in the already crowded modern wireless environments.
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Figure 2-2 Link capacity vs. Distance for UWB and 2.4 GHz narrowband system [1]
Ranging resolution of a communication system also benefits from wide
bandwidth. The standard deviation of the timing resolution, which is proportional to
that of the ranging resolution, can be expressed as
(2.3)at 2B R
We see that a large bandwidth requires a small SNR to achieve a given resolution.
Last but not least, UWB systems experience less channel fading effect as
compared to narrowband systems because extremely short pulses propagating over
different paths can be distinguished due to the high temporal resolution [1].
P"~------- - . .......-
1; t tC4tW~ ~wtim
.................i i 1?1ta ~ l CI-- L~I.fJC I.IIP.P i)~ll(l*It
11 r- I I2.i I14 G:t; z Sysftxa i m~rr
I " ii ' "" """ ""*'~~~l  ~ * t " .......... ; I , i *h r
C* *~-I
103
2.2 Potential Applications
The potential applications of UWB include from communications,
measurement, vehicular radar and imaging systems. Below are some applications
that are specifically related to UWB.
1. High data rate WPAN: since UWB appeared, a new group, IEEE 802.15.3a has
been established to consider an alternative physical layer (PHY) for this
promising technology. The PHY will interface with the existing medium access
control layer (MAC) that has been developed for the 802.15.3 standard. The
802.15.3a WPAN standard targets networks with a medium density of devices
(5-10), transmitting at rates up to 100-500 Mbps at a distance of 1 to 10
meters. Applications include a wireless replacement for Universal Service Bus,
high speed cable replacement and office or home wearable wireless peripheral
devices. Currently, there are two PHY proposals: Direct-Sequence Ultra-
wideband (DS-UWB) and Multiband Orthogonal Frequency Division
Multiplexing (MB-OFDM). Both utilize the 3.1-10.6 GHz spectrum. DS-UWB
adopts the traditional impulse concept and transmits UWB pulses while MB-
OFDM divides the 7.5 GHz bandwidth into several bands, and does frequency
hopping between those bands. Within a given band, OFDM modulation is
employed. The detail of these two PHY proposals will be discussed in Chapter
3.
2. Indoor localization: a UWB signal has a wide bandwidth; this implies a fine
time resolution and thus avoids the difficulty of recognizing the signal due to
multipath fading. It is a promising technology for high resolution positioning
applications such as intelligent sensors or tags in industrial factories or
warehouses that transmit low data rates with position information. The data
rate can range from 10 Kbps to 100 Kbps and the position accuracy is within 1
meter. These devices are both low cost and low power (1-10 mW). The IEEE
802.15.4a standard has been formed to use UWB technology in low data rate
and positioning applications [1].
2.3 UWB Design Challenges
UWB systems pose various design challenges that have not been reached
before in the narrowband systems. One particular design challenge appears at the RF
front-end. UWB front-ends must be wideband. A rich set of design techniques have
evolved to handle narrowband signals extremely efficiently, but these techniques do
not apply to UWB systems. Furthermore, since the entire system power consumption
is no longer dominated by the radiation power, achieving low power consumption in
the LNA and mixer is extremely important [1].
Another challenge is narrowband jammers. Due to the wide operational band
of UWB, interferences from existing radio systems are unavoidable. The FCC spectral
mask for UWB EIRP is -41.3 dBm/MHz, which is low enough to not cause interference
to other wireless system sharing the same bandwidth. However, this does not
guarantee that in-band narrowband transmitters do not saturate UWB receivers. This
presents a serious challenge for UWB since other systems operating in the same band
usually have much higher transmitted powers. For example, the transmitted power of
cellular radios can be up to +30 dBm, which is several orders of magnitude higher
than UWB transmitters are permitted. Figure 2-3 shows the frequency allocation for
the most common wireless systems operating from 2.4 to 8 GHz [5]. From a careful
examination of Figure 2-3, one can see that the 802.11a transmitted signal causes the
most problems for UWB systems since its operation band falls in the middle of the
UWB band and uses relatively large power levels. So far, the most popular solution for
coexistence between UWB and 802.11a is for the UWB system to avoid the 802.11a
band (5.15-5.825 GHz) completely [6].
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Figure 2-3 Frequency allocation for common wireless systems [3]
3 Receiver Architectures
This chapter gives an overview of the most common radio receiver
architectures. The main emphasis is on superheterodyne and direct-conversion
architectures. Low-IF and wideband-IF are also briefly discussed. Finally, the IEEE
802.15.3a PHY standards for MB-OFDM and DS-UWB are given in Section 3.2.
3.1 Wireless Receiver Architectures
Different mobile applications have different constraints in choosing wireless
receiver architectures. For example, wireless sensor networks rely heavily on battery
life. Thus, power dissipation and cost are the top priorities in selecting the wireless
receiver architecture. On the other hand, cellular handsets must be able to work in
high density wireless network environments, making sensitivity and selectivity more
important considerations. The following section introduces the four most popular
radio receiver topologies: superheterodyne, direction-conversion, wideband-IF and
Low-IF.
3.1.1 Superheterodyne
For the past few decades, superheterodyne receiver has been the most widely
used architecture due to its superior sensitivity and selectivity. A superheterodyne
receiver performs multiple frequency translations to the signal before processing.
Thus it has more than one intermediate frequency (IF) and more than one IF
processing chain. A typical one-IF superheterodyne receiver is illustrated in Figure
3-1, where the external components are highlighted in orange. In terms of operational
frequency, the entire receiver can be divided into three sections: RF section, IF
section and the analog baseband section.
IF MCKO ANALOG EEBAND ESCW
RF IsRcro IF .
asDa
101 L
RF BPF IF 
TX
Figure 3-1 Superheterodyne architecture [3]
In the RF section, a RF bandpass filter (BPF) suppresses large out-of-band
interferers and relaxes the dynamic range requirements on the subsequent blocks.
This RF BPF requires high-Q components and thus it is usually realized off the chip.
The next stage is a transmitter/receiver (T/R) switch. This T/R allows the antenna to
be use for both transmitting and receiving signals. It is worth mentioning that in
reality both RF BPF and T/R switch attenuate the input signals. Additionally, a T/R
switch is only used in half-duplex radios, those which don't transmit and receive at
the same time.
After the T/R switch, the LNA is used to amplify the signal while ideally
introducing no noise. An image rejection filter (IRF) follows the LNA to minimize the
effect of noise or interference at image frequency. The last stage in the RF section is a
downconversion mixer, which translates the RF signal to the IF processing pipeline.
As in the RF section, the IF processing chain amplifies the IF signal and filters
the unwanted interferers or frequency mixing products. A pair of mixers at the end of
the IF section translates in-phase (I) and quadrature (Q) components down to
baseband. After the signal is translated to baseband, a series of filtering, amplifying
are applied to provide the final signal conditioning so that the ADCs can convert the
analog signal into the digital domain. To ensure the operation of the entire receiver
chain, two local oscillators (LO) are needed to generate two frequency translation
steps: fLO1 = fRF - fIF and fLO2 = fIF. Moreover, L0 2 must be able to generate I and Q
signals with a 900 phase shift. Aggressive filtering at RF, IF and baseband gives
superheterodyne receivers excellent selectivity and sensitivity. However, there are
many off-chip components which are often costly. Additionally, this architecture
exhibits a tradeoff between image rejection and channel selection.
The image issue is easy to understand. In the high-side injection frequency
translation scheme, shown in Figure 3-2a, the desired signal band is located at
fLo - fiF and LO is presented at fLo. When RF input signals are downconverted to the
IF band, any noise and interferer at image frequency fLo + fF, is also transferred into
the signal band at ff,, because analog frequency mixing simply fails to discriminate
different sidebands. Therefore, in Figure 3-1, an image-reject filter is placed in the RF
processing section to suppress the corrupting signal from the image band. At the
same time, an IF channel selection filter is also needed to reject in-band interferers,
which are marked red in Figure 3-2a.
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Figure 3-2 Trade-offs between selectivity and sensitivity in superheterodyne
receivers [3]
There is a dilemma in choosing fi. Notice the frequency differences between
the desired signal and the image is 2 fIF. If IF frequency is picked up to be high (Figure
3-2a), the quality factor of IRF can be relaxed. Meanwhile, since the fiF is high, the
rejection requirements of the channel-selection filter are much tighter. On the other
hand, lowering IF frequency (Figure 3-2b), takes burdens from the IF filter, but
demands a high-Q IFR to suppress image effectively. Since noise and interferer
leakage from image band degrades the sensitivity of the receiver, the tradeoff
between image rejection and channel selection is also regarded as the tradeoff
between sensitivity and selectivity [3].
In short, frequency planning must be taken care of during the initial design to
mitigate the issues associated with images. Since the superheterodyne architecture is
the most current-consuming and requires expensive external components, it is not
readily applicable to multi-mode or low power systems.
3.1.2 Direct-conversion Architecture
The direct-conversion topology is also called the zero-IF architecture. It was
first introduced by F.M. Colebrook in 1924. It wasn't a practical architecture for IC at
first due to the difficulties in handling the problems associated with DC offsets, flicker
noise and even-order nonlinearity. However, the development and evolution of
integrated circuit technologies have alleviated these problems and its simplicity
makes it superior to the superheterodyne architecture in many situations.
The block diagram of a typical direct-conversion receiver is shown in
Figure 3-3. Compared to the superheterodyne topology, direct-conversion eliminates
the use of IF. Therefore, the problem of image is completely avoided. As a result, only
the RF and analog baseband section are needed, which is much simpler than the
superheterodyne architecture. As with the superheterodyne receiver, a RF BPF
rejects out-of-band interferers and the T/R switch controls the flows of the signal into
or out of the transceiver. The LNA amplifies the signal while I/Q demodulators mix RF
signals directly to DC to be processed by BB LPF, VGA and ADCs.
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Figure 3-3 Direct-conversion architecture [3]
Direct-conversion has many advantages. First, it is likely to have low power
consumption due to its simplified architecture. Second, only one off-chip component
is used, which leads to a lower cost. In short, direct-conversion architecture is an
excellent candidate for low power, low cost applications. However, as mentioned
above, direct-conversion suffers a few design challenges: DC offsets, even-order
nonlinearity and flicker noise.
DC offset is primarily caused by self-mixing. In IC technologies, due to
electromagnetic field effects such as transistor capacitive coupling, substrate
permittivity and crosstalk between parallel runners, high frequency signals can feed
through between RF ports. For example, in a CMOS Gilbert mixer (Figure 3-4b), a
strong LO signal leaks through Cgs of M3 and Cgd of M1 into the RF port; the leakage
could mix with the LO signal generating a DC component at the IF port. The leakage
can even propagate back into the output port of the proceeding LNA (Figure 3-4a)
and couple through substrate and Cgd of M1 into the LNA input RFIN, and then loop
back to the mixer input port with forward LNA amplification. This is then transferred
by the mixer, resulting in a DC offset. A strong interferer can leak into the local
oscillator, mix with itself and generate a DC offset. A small DC offset, amplified by the
analog baseband VGA, could saturate and desensitize the following stage. Therefore,
DC offset cancellation circuits are required in the direct-conversion design.
RF,
(a) Low noise amplifier (b) Gilbert mixer
Figure 3-4 Signal feedthrough in LNA and mixer [3]
Even-order nonlinearities are known to exist in single-ended circuits. Fully
differential circuits with device mismatches cannot cancel out all even-order
nonlinearity. Two strong interferers at f, and (fi + Af) can generate a spurious low
frequency component at Af, if passed through even-order nonlinearity. If Af is less
than the desired channel bandwidth, then the spurious tone falls into the signal range
at baseband causing BER degradation. More specifically, if the frequency difference
term is generated in LNA, it could pass by the mixer into baseband due to any MOS
devices, load, or LO duty-cycle mismatches in the down-conversion mixer.
Additionally, if the even-order distortion happens in the mixer, the low frequency
component will be directly contained in desired signals. Therefore in sensitive
applications, special circuit topologies or calibration techniques are required to
satisfy stringent requirements on even-order linearity.
Flicker noise is inherently associated with field-effect transistors. Its noise
power is inversely proportional to frequency. Hence, it degrades the BER the same
way as the DC offset. To mitigate the effect of flicker noise, one could allocate higher
gain for the first few RF stages or size the transistor larger.
To preserve phase information, I and Q signals must be 90 degrees apart.
Similarly, the gain and group delay of I and Q paths must be identical. However, due
to device mismatches, temperature/doping gradient, mismatches between I and Q
signals are inevitable. I/Q mismatches exist in both direct-conversion and
superheterodyne receivers. Yet in a superheterodyne receiver, the I/Q matching
requirement is significantly relaxed for two reasons. First, I/Q mixers operate at low
frequency, which are less sensitive to mismatch. Second, IFA amplifies the signals
before the I/Q mixer, helping them to be immune from I/Q imbalance. On the other
hand, in direct-conversion, I and Q mixing happen at RF while the signal is still weak.
This makes I/Q mismatch more difficult to deal with [3].
3.1.3 Low-IF Architecture
The block diagram for a low-IF receiver is very similar to the direct-conversion
one (see Figure 3-3). The input signal is directly downconverted into a low IF
frequency, which is above DC but lower than half the Rx bandwidth. Single stage
downconversion is performed in quadrature and an intermediate filter is not needed.
Thus it can achieve a higher integration level than superheterodyne. Compared to
direct-conversion, DC offset is not a problem for low-IF. Since there is no signal at DC,
the DC offset can be filtered. Flicker noise is more of a low frequency affect rather a
high frequency one, thus it can also be filtered. Similarly to the superheterodyne, the
low-IF receiver exhibits a tradeoff between image rejection and channel selection.
Examples of narrowband systems that use low-IF receiver are GSM, GPS, DCS-1800
and Bluetooth [5].
3.1.4 wideband-IF
In a wideband-IF architecture, the RF signals are downconverted to DC in two
phases. First, the whole Rx band is downconverted with quadrature mixers such that
a large bandwidth signal at IF is maintained. A simple low pass filter is used at IF to
remove any upconverted frequency components. At the second downconversion to
DC, the desired channel is selected by adjusting the frequency of the second LO. The
channel filtering is then performed at baseband. This is graphically portrayed in
Figure 3-5.
Unlike superheterodyne, wideband-IF achieves image rejection with the
second downmixing step. Compared to direct-conversion, time varying DC offset is
avoided since there is no local oscillator that operates at the same frequency as the
RF signal. In addition, if the channel selection is performed by tuning only the
frequency of the second LO, reduction in phase noise in the first LO can be achieved.
In addition, the flicker noise requirement for the first mixer is relaxed. However, care
has to be taken in the accuracy of the first downconversion so as not to degrade the
image rejection capability and the sensitivity of the receiver. Last but not least,
additional stages result in higher power consumption [5].
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Figure 3-5 wideband-IF architecture [5]
3.2 IEEE 802.15.3a PHY Standards
As stated above in Chapter 2, there are two UWB proposals competing against
each other: DS-UWB and MB-OFDM. DS-UWB is pulse based, and divides the
3.1-10.6 GHz band into two sending three possible waveforms (see Figure 3-6). The
UNI band from 5.15-5.825 GHz is abandoned to avoid interferences from the IEEE
802.11a.
MB-OFDM chops the 7.5 GHz band into 13 sub-bands and performs frequency
hopping within at least three sub-bands. This is illustrated in Figure 3-7. In each sub-
band, OFDM-QPSK modulation is used. By applying the OFDM concept in UWB, the
waveform dispersion at the antenna/circuit interface is dramatically reduced. This
relaxes the linear phase response requirement as compared to the impulse radio.
However, the complexity of MB-OFDM demodulation is quite high compared to DS-
UWB and it is unlikely to achieve low power consumption.
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Figure 3-6 Frequency planning of the DS-UWB proposal [1]
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MB-OFDM DS-CDMA
Bands 3-10 2
Bandwidth 528 MHz x 3-13 1.5 and 3.6 GHz
Frequency ranges 3.1-10.6 GHz 3.1-5.15 GHz and 5.825-10.6 GHz
Modulation OFDM-QPSK M-BOK, QPSK
Error correction Convolutional Convolutional and Reed-Solomon
Table 3-1 Comparison of high frequency CMOS wideband LNA [1]
Table 3-1 summarizes the two proposals. Direct-conversion is a promising
architecture with high integration and low power consumption. It has some issues
with DC offset and flicker noise. However, these problems can be mitigated if the
baseband DC gets filtered out. This means that the wider the bandwidth, the more
suitable this architecture is. Therefore, direct-conversion is most likely to be the
optimum architecture for 3.1-10.6 GHz UWB systems [1].
4 Previous Work
This chapter describes a receiver designed for the UWB low data rate system,
which operates in the 3-5 GHz subband. Figure 4-1 [8] shows a simplified block
diagram of the proposed non-coherent receiver architecture, which is comprised of a
RF front-end, a passive self-mixer and a low power mixed-signal baseband. This
architecture does not require a PLL and the fastest clock for operation of mixed-signal
baseband is 33 MHz. More than 99% of power consumption comes from the LNA gain
stages. By performing rapid duty cycling during the 60 ns PPM symbol, deep energy
saving is possible.
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BPF Gain PDR PDS, CLK
Figure 4-1 Self-mixing receiver architecture [8]
The receiver uses a mixed-signal relative-compare baseband to determine the
bit. For bit-slicing, a low-power sample-and-hold (S/H) capacitor network stores
analog integration signals during Tint, and Tint2 onto separate capacitors C, and C2,
respectively. Subsequently, a cascade of offset-compensated preamps and latches
perform a relative-compare on two capacitor voltages to determine the received bit.
Due to the relative-compare, this operational scheme inherently performs DC-offset
compensation and pre-integrator signal-path normalization [8].
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Figure 4-2 LNA [8]
The circuit schematic for the LNA is shown in Figure 4-2. This circuit operates
between 0.5 V to 0.65 V. The structure is based on common-gate single-to-differential
conversion architecture, with core transducers M2 and M3 . The circuit provides ESD
protection from the inherent source-bulk diode contained in M2 . The input match is
performed by 1 / gm of M2 as the 0 V current source formed by the LsCs parallel
resonance forces most of the RF current into 1 / 9 m of M2 . The parallel resonance
load consumes zero voltage headroom, thus allowing the LNA to operate with 0.65 V.
Because 1 / ads of M2 is not large enough to be ignored, the input impedance is also
affected by the gain of the LNA. To address this issue, RL is added to de-Q the parallel
resonance load, resulting in the LNA having 1.5 GHz bandwidth. To account for
process variation, the DC bias for the transistors and the load varactors are tunable
through Vgate and BPF, respectively.
Figure 4-3 shows the circuit implementation for Avl-6. The bias for the input
transistors is provided from the preceding amplifier's DC output voltage. Since the
input gate voltages is DC biased through the load inductors of the prior stage, large
capacitances are not charged/discharged during power on/off; therefore only the
parasitic capacitances at the drain of Mo are charged/discharged. All the resonant
loads are identical and each stage also provides 6 dB of gain and that can be tuned to
any of three subband channels at 3.4 GHz, 3.9 GHz, and 4.4 GHz. The tunable bandpass
filter load formed by differential inductor LL and varactor CL has a tuning range of
over 1 GHz [8].
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Figure 4-3 Av1- 6 [8]
Inclusion of the parallel LsCs resonance helps achieve high CMRR and PSRR.
Figure 4-4 shows the drastic improvement in CMRR with the inclusion of LsCs
compared to without. A 10 dB improvement in PSRR is also observed in Figure 4-5. A
transistor M1 is added in series with Mo for Al-6, which serves as a method to
provide bandwidth-independent, power-coupled gain control. If less gain is required,
the current can be gradually decreased using M1 without affecting channel selection
and bandwidth.
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Figure 4-4 Plot of CMRR with and without LsCs [8]
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Figure 4-5 Monte Carlo plots of PSRR with and without LsCs [8]
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Figure 4-7 RF front-end noise figure [8]
Figure 4-6 shows the measured RF gain response of the RF front-end in each of
the 3.4, 3.9 and 4.4 GHz bands. The RF front-end provides up to 40 dB of gain and the
-3 dB bandwidth varies from 430-715 MHz. The varactor's capacitance is tuned by an
off-chip potentiometer to successfully configure the front-end to be in one of the
three bands. Figure 4-7 shows the measured noise figure of the front-end. At 4.4 GHz
band, the noise figure is 8.6 dB. The measured S11 is better than -10 dB from 3-5 GHz
(see Figure 4-7) independent of the operational band [8].
5 Low Noise Amplifier Design
The objective of this chapter is to develop circuit design fundamentals needed
to design low noise amplifiers for wireless applications. First, narrowband LNA based
on inductively degenerated common-source and common-gate topologies is
introduced. A comparison between these two popular topologies is then presented.
From these narrowband LNA topologies, we can derive several wideband LNA
architectures. These wideband LNA architectures are then presented and analyzed.
The main emphasis is on input matching, voltage gain, noise figure, and process
variation tolerance.
5.1 General LNA Design Aspects
Designing a LNA is a compromise between different figures-of-merit. The LNA
is the first amplifying stage in a receiver. Hence, it must provide adequate gain to
overcome the noise added into the RF signal from subsequent stages. The linearity of
the LNA must be enough to tolerate large blockers. Sufficient large bandwidth is also
required to cover the entire operational band. Finally, the input impedance must be
matched to the preceding filter.
5.2 Narrowband LNA
5.2.1 Inductively Degenerated Common-source LNA
The inductively degenerated common source (IDCS) LNA's schematic is shown
in Figure 5-1a, and its small signal equivalent circuit is in Figure 5-1b. IDCS is known
to have the best noise figure, low power consumption and high gain. In Figure 5-1b,
the transistor M, is replaced with its small signal model: gate-source capacitance C9 s1
and transconductance g9 m.
LG LG .mlVgsl
M z &migS1
ZIN ZN VsT Cp + Cs1
Ls Ls
(a) (b)
Figure 5-1 (a) Inductive degenerated common-source LNA, (b) small signal
equivalent circuit
The external capacitor Cp is added in parallel with Cgs for two reasons. First,
it allows the degeneration inductor Ls and the input inductor LG to have small
inductance values (see Eq. (6.3)). With the current IC technology developments, i.e.
65 nm, 45 nm and 32 nm, it is impractical to implement on-chip inductors with
inductance values above 10 nH since large inductors consume more chip area and
have low quality factor, which in return usually degrades the noise or gain
performance of the circuit. Figure 5-2 shows the simulated quality factors of several
on-chip octagon inductors in a high performance 65 nm CMOS technology. The
inductance values of these inductors and the imaginary parts of their input
impedance are also presented in Figure 5-3 and Figure 5-4, respectively.
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Figure 5-2 Plot of quality factors of on-chip octagon inductors
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Figure 5-3 Plot of inductance values of on-chip octagon inductors
Imag(Zin) vs Frequency
Cm 300
200 -
100
S 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
Frequency (Hz) x lo'
Figure 5-4 Plot of Imag{ZIN) of on-chip octagon inductors
The second advantage of adding Cp is to optimize the noise performance. For a
given value of Ls, the imaginary value of the optimum noise impedance would
automatically be equal to that of the input impedance with an opposite sign [9]. This
gives the designer more flexibility in picking the value for inductors, capacitors and
the transistor's size. Another subtle advantage of adding Cp can be seen in Eq. (6.2). If
Cp has smaller process variation than Cgsi and Cp > Cgsl, thereby the change in value
of Cgs1 across the process corners will have small impact to the sum of Cp and Cgsl.
5.2.1.1 Input Matching
The input impedance ZIN of the circuit in Figure 5-1b can be expressed as
1 9m Ls (6.1)
ZN = s(LG + L) + +
s(Casi + CP) (Cgs 1 + CP)
For matching condition, Re(ZNI} must equal to the real part of the source impedance
Rs, which gives rise to two conditions:
gmlLs
(Cgs + Cp) = ,effLs = R (6.2)
1
(Ls + LG)(Cgsl + C) = o, (6.3)
where wco is the operating radian frequency of the LNA and WT,eff is the effective
transit radian frequency of the transistor M1.
The main advantage of IDCS can be seen in Eq. (6.2), where the input matching
condition can be met without the use of a physical resistor, which would increase the
noise figure because of a noisy resistor in the signal path. The inductors LG and Ls can
be made to contribute little noise to the circuit. LG is usually realized as a wire-bond
inductance which has a high quality factor, resulting in small series resistance. On the
other hand, Ls usually has a small value and is implemented as an on-chip inductor.
As observed in Figure 5-2, a small inductance value has a higher quality factor.
5.2.1.2 Voltage Gain and Effective Transconductance
As discussed in Section 5.2, the voltage gain is a product of the effective
transconductance 9m,eff and the load impedance ZL. The effective transconductance
gm,eff of Figure 5-5 can be expressed as (see [10] for the derivation):
IoUr 9ml (6.4)
9
m,eff - V-U 1 - +G 1 +6.4)
meff = VIN 1- W)2CT(LG + Ls) +jO(CTRs + gmlLs)'
where CT = Cgs, + Cp. At resonance frequency (Co = ) and assuming
(LG+LS)CT
perfect matching condition (Ls = RSCT), Eq. (6.4) simplifies to
9ml
ef ml . T,eff .9mlQin
9 m,eff = -+ = -  (6.5)
WOCT Rs + j Ls) 2o 2
wo o(Ls + LG) 1
Qin - ((6.6)
Rs IoCTRs
The parameter Qin is important because it affects both the voltage gain and the
overall noise figure of IDCS (see Section 6.2.1.3). For a given voltage gain
requirement, increasing Qin leads to a lower gml, which in turn reduces the current
consumption. However, for a large Qin Win > 3), the input matching becomes
sensitive to the component value variation. More specifically, large Qin requires small
CT, thereby making the circuit more sensitive to parasitic capacitance at the input
matching circuit [5].
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Figure 5-5 Simplified small signal circuit to evaluate gm,eff and Q,
5.2.1.3 Noise Figure Optimization of IDCS LNA
The noise factor of IDCS LNA can be expressed as (see [10] for the derivation):
F(wo)= 1 + y a  1 o 1 + 2XaQin + Xa2 + in2))
9mi Qin Cgs (6.7)
C s + Cp IT
9ml
T - C (6.8)
gs1
where Qin is the quality factor of the input matching network, 9do,1 is the
transconductance of transistor M1 when VDSl = 0 and Xd is defined in Eq. (5.34). 6
and y are the typical transistor noise factors. c is the correlating coefficient between
drain and gate noise. A closer look at Eq. (6.7) reveals that some parts are
independent of Qin or increase and decrease along with Qin. Therefore, there is an
optimum noise figure for a particular Qin (see Figure 5-6). Additionally, increasing the
transit frequency WT, i.e. by consuming more current to increase the
transconductance for a particular size of transistor M1, decrease the overall noise
figure. As mentioned in Section 5.4, noise factor 6 and y typically increase along with
the scaling down of transistor's size. Fortunately, a parts of Eq. (6.7) contains the
ratio , which is considered nearly constant [5].
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Figure 5-6 Noise figure of IDCS LNA
A noise optimization technique is given in [10]. Assume the bias current ID of
transistor Mz has the following form
Vod2
ID = WCOXVsat Vo2
Vod + LEsat
(6.9)
(6.10)Vod = Vgs - VT,
where Cox is the gate oxide capacitance per unit area, Vsat is the saturation velocity
and Esat is the velocity saturation field strength. Differentiate Eq. (6.9) with respect to
Vgs to get
aID w
9mi -aV = PerfCox - Voda
1+ 2
(1 + p) 2
Vod
SLEsa
t
(6.11)
(6.12)
(6.13)
where Peff is the field-limited electron mobility. The power consumption of the
amplifier can be expressed as follows:
PD = IDVDD =
(6.14)
VDDWCOXVsat Vo d
Vod + LEsat
With Cas = 2 WLCox, the quality factor of the input network Qin can be related to PD
as
Qin =
woRs( PD + Cp)pPo+p1+p
3
Po = -VDDVsatEsat
2
(6.15)
(6.16)
Substitute Eq. (6.11) through Eq. (6.16) to Eq. (6.7) and get
2 2 (Cgs +Cp)(1+p)4 L P(l+p)
F(wo) = 1+-Rsyojo Cgsi ( 2 P ' P 2 + CP
o1
x1 + 21c1a x IIoRs p + Cp) (6.17)
5y +P ( 1 + _p)'5y w°Rs Po + C
where PD and p are two design variables in Eq. (6.17). Figure 5-7 shows the noise
figure as a function of PD and p. Parameter values used in Figure 5-7 are shown in
Table 5-1. The minimum achievable noise figure is plotted in Figure 5-8. Once p is
determined based on the power budget and the noise figure requirement, other
circuit design parameters such as gm, ef, ml and Qin can be evaluated.
c = 0.55 Esat = 4.7X10 6 V/m = 0.04 m 2/(V-s)
vst= 9.4x10 4 m/s y= 3  6= 6
VDD = 1.3 V L = 60 nm fo = 8.12 GHz
Rs= 50 1 Cs = 8x10-5s F Cp= 0 F
Table 5-1 Parameter values used in evaluating Eq. (6.18)
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Figure 5-8 Minimum achievable noise figure of IDCS LNA across frequencies
While Eq. (6.17) is a good starting point in designing IDCS LNA, it does not
take into account the noise of the cascode transistor and the series resistance of
inductors. Moreover, Eq. (6.9) through Eq. (6.16) are derived from a simple second-
order model of the MOSFET, which might not be adequate to model the current CMOS
technology such as 65 nm, 45 nm and 32 nm.
5.2.1.4 Cascode Stage
A typical cascode stage is shown in Figure 5-9. There are several advantages in
utilizing a cascode stage. First, the Miller effect of Cgdl is minimized, which improves
the LNA stability. Second, due to the large reverse isolation, the load can be designed
separately from the input stage. The noise contribution of the cascode stage is usually
small, but not negligible since at high frequency, the impedance looking into the drain
of M1 is low. Minimizing the capacitance between the input and cascode transistor
decreases the noise contribution from the cascode stage [5].
RFoT
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Figure 5-9 IDCS LNA with a cascode stage
5.2.2 Common-gate
5.2.2.1 Input matching and voltage gain
The input matching of a common-gate (CG) LNA is performed by the
impedance looking into the source of the input transistor 1 / gm" in Figure 5-10.
Typically, single-ended Zo is 50 fl, thus 9 m, is approximately 20 mS. In contrast to the
IDCS, CG does not suffer from the Miller effect, thereby adequate reverse isolation can
be achieved with only one transistor.
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Figure 5-10 Common-gate LNA schematic
In Figure 5-10, Lin is resonated out at the operating frequency of the LNA by
Cin. Similarly, Ls and CT form a resonance network at the same frequency to steer the
RF current signal into the source of transistor M1. CT is defined as the sum of all the
capacitance at the source node of M1 and is given as
CT = Cgsl + Cs + Cpar, (6.18)
where Cgs is the gate-source capacitance of M, and Cpar is the parasitic capacitance
at the source node.
The input impedance ZIN in Figure 5-10 can be calculated as [5]
1 + s 2CinLin sLs (6.19)
ZIN= + + C
sCin 1 + sLsg m + SLCT "
At the operating frequency woo , which is calculated as
1 1 (6.20)
Eq. (6.19) simplifies to 1 / gm,. The voltage gain of the CG amplifier can be calculated
as a product of the transconductance gm1 and the load impedance ZL, where Z of a
typical resonance load at resonance frequency in Figure 5-10 can be expressed as
WoLL (6.21)
ZL = (1+ QL2)QL
where QL is the quality factor of the load inductor LL.
5.2.2.2 Noise Figure of Common-gate
With the assumption of an input matching condition, the noise factor of CG
amplifier at the operating frequency of the LNA can be expressed as [11]
F(oo) = 1 + + (6.22)
9mi
a 9 (6.23)
Typically, w o << )T. Therefore, the noise factor of CG LNA can be considered
frequency independent. This means that the CG LNA is more suitable for high
frequency operation than the IDCS LNA, whose noise factor increases along with the
frequency.
The minimum noise factor typically presented in literature is
y 5 (6.24)F=1+-=-
a 3
For short-channel devices, y can be significantly greater than one and a can be
significantly less than one. Thus, the minimum theoretically achievable noise figures
tend to be around 3 dB or greater in practice. Therefore, the noise figure is slightly
larger compared to the IDCS LNA [5].
5.2.2.3 Comparison between IDCS and CG Topology
As mentioned above, the CG has superior noise performance at high
frequencies compared to the IDCS topology. At low frequencies, the minimum
achievable noise figure of IDCS topology is slightly better. Another advantage of IDCS
topology is that it generally has higher gain due to the amplification by the input
matching network. IDCS utilizes a series resonance to match with the source
impedance while CG uses a parallel one. The quality factor for a series resonance is
generally greater than one at the resonance frequency thereby increasing the input
transistor's transconductance as seen in Eq. (6.5). On the other hand, the quality
factor of a parallel resonance is equivalent to one at the resonance frequency. Yet,
having a high quality factor input matching network makes IDCS more sensitive to
process variation and parasitic. Most of the parasitic at the input of the CG topology
can be absorbed into its structure, thereby reducing their effect on the circuit
performance. Table 5-2 summarizes the comparison between these two popular
topologies.
Parameter IDCS LNA CG LNA
Noise Factor +
Effective gm +
Parasitic +
Sensitivity +
Input Matching +
DC power +
Reverse Isolation +
Table 5-2 Advantages (+) and disadvantages (-) of LNA stages [11]
5.2.2.4 Gm-boosted Common-gate
From Table 5-2, it is made clearly that CG LNA will be more attractive if its
effective transconductance increases and its noise factor decreases. This can be
accomplished by using a Gm-boosting technique wherein an inverting gain A is
introduced between the gate and the source terminal (see Figure 5-11). As a result,
the effective transconductance g,eff can be calculated as [11]
9 m,eff = (1 + A)gml. (6.25)
For a perfect input matching condition (gm,eff = 1 / Rs), the input transistor
transconductance gIm can be expressed as
1 1 (6.26)
gm Rs (1 + A)
The noise factor now becomes [11]
y 1 (6.27)F=1+
a (1 + A)
VA
Figure 5-11 Gm-boosted common-gate input stage [5]
According to Eq. (6.26), the input transistor's transconductance is (1 + A)
times less than the conventional CG LNA, thereby reducing the power consumption
by the same factor. The inverting gain implementation should be passive so as not
introduce additional noise to the circuit. One possible way to achieve this passive
inverting gain is through a capacitor cross-coupling method at the inputs in a
differential configuration as shown in Figure 5-12. This approach is possible by the
availability of the inverting phase inherently available in the differential topology.
V1
Figure 5-12 Capacitor cross-coupling in a differential LNA [11]
The inverting amplification A in Figure 5-12 is approximately
CcA= (Cc + cos)
(6.28)
which in turn, gives an effective transconductance of
(6.29)
Ym,eff = \Cgs + Cc gm1
The noise factor can be approximated as
(6.30)F =1 + Cgs + Cc
a Cgs + 2Cc]
When Cc > Cgs, then A 1 and Eq. (6.28) and Eq. (6.29) become
9m,eff - 2 9mi
YF 1+- 2a
(6.31)
(6.32)
5.3 Wideband LNA
In this section, LNA topologies for wideband applications are introduced.
Compared to the narrowband, wideband operation imposes several different
requirements on the LNA. For instance, the LNA is required to have a relatively flat
voltage gain while meeting the specification for S11 and noise figure over a wider
operational frequency. This section is organized as follows. First, narrowband LNAs
in the previous section are analyzed in detail to determine the suitability and
limitation for wideband applications. Second, LNAs with reactive feedback are briefly
described. Several simulation examples in a high performance 65 nm CMOS
technology are shown as a comparison between the theoretical equations and the
simulated data. More details about this section can be found in [5].
5.3.1 IDCS LNA
As seen in Eq. (6.5) and (6.7), the input network quality factor Qin is an
important parameter since it affects both the voltage gain and the noise figure of IDCS
LNA. Thus, it is natural to select Qin as a design variable.
5.3.1.1 S1 -10dB Bandwidth
From Eq. (5.1), (6.1), (6.2) and (6.3), the magnitude of the input matching S11
can be calculated as [5]
i = 1 (6.33)
11 2OwCTR s  21 + Ls) - 1)
F72G
The frequency where the magnitude of S11 equals to -10 dB is
jRs2 CT2 + 9CT(LG + LS) Rs 6.
S 11,=-10 dB = 3CT(LG + Ls)
thereby, the bandwidth where S11 is better than -10 dB is
2 Rs  (6.35)
BWs1  3 (LG + Ls)
By using Eq. (6.6), Eq. (6.35) can be given as a function of Qin:
2 woo  (6.36)BWsn 3 -i,
The result shows that the S11 -10 dB bandwidth is inversely proportional to
Qin. This behavior is also observed in simulations presented in Table 5-3. These
simulation results are derived from a hand calculated design. The details of the design
procedure are given in Section 7.1.2. The target input matching frequency is 9 GHz
and the voltage gain is targeted to be at least 20 dB. The maximum current
consumption is 1 mA. Finally, the recorded data are worst-case scenario
measurements across slow, fast and typical corners.
Qin LG Ls Cp Cgsl gml BWs1  NF
[nH] [nH] [fF] [fF] [mS] [GHz] [dB]
1.5 0 1.32 219.29 9.31 8.59 0 7.7
1.7 0.35 1.15 205.35 9.31 8.59 1.08 7.5
2 0.76 1 166.28 9.31 8.59 0.83 6.75
2.5 1.38 0.81 131.33 9.31 8.59 0.53 6.25
Table 5-3 BWS11 and NF results for different Qn values
5.3.1.2 Output Signal Current of an IDCS Stage
For the IDCS shown in Figure 5-5, the IOUT is [5]
9mVN (6.37)
1 + s(gmLs + CTRs) + s 2 (CTLG + CTLs)
Applying Eq. (6.2) and (6.3), Eq. (6.37) can be expressed as
"^"
1OUT =
(6.38)9mVIN
1 + s -2gmLs5 () 2
And the maximum output current frequency is
(6.39)= 2
WlOUT,max = 0 0  1 2
Qin2
From Eq. (6.39), the maximum output current frequency is always less than the input
matching resonance frequency. At ()Iour,max and Qin > -V2, the maximum output
current is
UT,ma 9m,eff VIN
lOuT,max 
- 2 2 1
Qin 2
(6.40)
Therefore, the -3 dB frequency can be calculated as
0IOUT,max-3dB,Qin>V- - 0)O 1
(6.41)
2 2 1
-- + - 1-2 -i 2
When Qin < -2, the maximum IouT is achieved at zero frequency and the upper -3dB
frequency is
IOUT,max-3dB,Qin<V =- 1 2
1
Qin 2
(6.42)
4 1
8- +
Qin2 Qin4 "
Figure 5-13 plots the scaled 'OUT with several Qin values. As observed in Figure 5-13
and Eq. (6.39), the maximum output current frequency approaches wo with larger
values of Qin but the -3 dB bandwidth becomes narrower [5].
Figure 5-13 Scaled IOUT with several Qin values [5]
5.3.1.3 Noise Figure
A close examination of Table 5-3 reveals that the NF of IDCS LNA decreases
with the increase of Qin. As shown in Figure 5-6, the NF increases drastically when
Qin < 2. This behavior conflicts with the observation in Section 6.3.1.1 where a small
Qin is required to achieve wide enough S11 -10 dB bandwidth. This conflict is severe
for wideband applications since the NF degrades significantly at high frequencies.
5.3.1.4 Remarks
A proper LNA should have input matching (S11 < -10 dB), voltage gain and
near optimal noise figure frequency cover the entire operational band across all
process corners. However, this is difficult to achieve with IDCS architecture. To
illustrate this point, the voltage gain S21, S11 and NF of an IDCS LNA design, whose
simulation results are shown in Table 5-3 with Qin of 2, are shown in Figure 5-14. As
one can see, the NF and S11 curves are narrow, thus making it difficult to center them
at the operating frequency across slow, fast and typical corners. Moreover, as shown
in this section, S11 -10 dB bandwidth, the output signal current and NF are tightly
related to Qin. Hence, a change in one will affect the others. Therefore, in the case of
IDCS LNA, it is desired to find a way to achieve adequate S11 -10 dB bandwidth
separately while maintaining the NF and gain performances. The next two sections
explore the possibilities of utilizing reactive feedback to achieve this particular
feature.
SS TT
Figure 5-14 S21, Snl and NF of an IDCS LNA design in Table 5-3 (Qin = 2) across slow,
fast and typical corners
5.3.2 IDCS LNA with RC-feedback
An IDCS LNA with RC-feedback connected from the input to the output node of
the cascade stage is shown in Figure 5-15. Despite using a simple small-signal MOS
model, it is difficult to obtain a closed-form formula for the S11. Therefore, this
architecture is studied by simulating with different values of Rfb and Cfb. The
simulation results are shown in Table 5-4. The core IDCS LNA is taken from the
previous simulation (Qi, = 2) in Table 5-3.
Table 5-4 reveals several observations. First, Cfb has an insignificant effect on
NF and voltage gain. For a certain value of Rfb, S11 -10 dB bandwidth increases along
with the increase in Cfb value. Second, Rfb has a diminishing effect on S11 -10 dB
bandwidth. For example, increasing Rfb from 3 kI to 6 kil results in an increment of
210 MHz. Yet, an increase from 6 k to 10 kfl gives only an increment of 90 MHz.
Lastly, a large Rfb value leads to a decrease of NF. This is intuitive, because if Rfb has
a low value, it would load the LLCL tank and give a lower voltage gain, which in turn
degrades the noise figure.
VDD
L CL
RFouT
' M2
Cfb
LG
ZIN
Figure 5-15 IDCS LNA with RC-feedback
Rfb Cfb NF Voltage gain BWs11
[k] [fF] [dB] [dB] [GHz]
3 248.54 7.25 19.69 0.7
6 248.54 7 21.15 0.91
10 248.54 7 21.8 1
6 504.54 7 21.13 1.17
6 795.35 7.25 21.09 1.43
6 995.42 7.25 21.06 1.61
Table 5-4 BWS11, NF and voltage gain of IDCS LNA with RC-feedback for various
component values
C TT FF
Figure 5-16 S21, S11 and NF of an IDCS LNA with RC-feedback in Table 5-4
(BWS11 = 1.61 GHz) across slow, fast and typical corners
Overall, RC-feedback is not a feasible solution to widen S11 -10 dB bandwidth.
The component values are fairly large for IC technology. Moreover, it still does not
solve the problem of the mismatch between NF minimum and S11 -10 dB bandwidth
frequencies (see Figure 5-16).
5.3.3 IDCS with Common-gate Feedback
An alternative to the RC-feedback is a common-gate (CG) feedback as shown in
Figure 5-17. The input impedance can be determined as [5]
(1 + sgmlLs + s2CTLS)ZCG
ZIN = sLG + 1 + s(gmLs + CTZcc) + s2CTLs
ZCG =
(6.43)
(6.44)
gm3 + sCgs3
where ZCG is the impedance looking into the drain of transistor M3.
RFOUT
Vbi
FZIN
Figure 5-17 IDCS LNA with Common-gate Feedback
The quality factor of the input network can be lowered with an additional CG
path. The effect of a CG path is analyzed with simulations using various
transconductance 9 m3 values. The core IDCS LNA is taken from the previous
simulation (Qi, = 2) in Table 5-3. The results are shown in Table 5-5.
C1  9m3 NF Voltage gain BWs1[fF] [mS] [dB] [dB] [GHz]
995.42 1.01 7.95 20.08 2.22
504.54 1.25 7.8 20.2 1.83
248.54 1.25 7.8 20.29 1.63
995.42 2.01 8.7 17.79 2.90
Table 5-5 BWS11, NF and voltage gain of IDCS LNA with CG feedback for various
computer values
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Figure 5-18 S21, S11 and NF of an IDCS LNA with CG feedback in Table 5-5
(BWS11 = 2.22 GHz) across slow, fast and typical corners
Table 5-5 reveals some important characteristics. S11 -10 dB bandwidth
increases with either the increment of C1 or gi3. However, an increment in gi3 leads
to degradation in noise figure and voltage gain. This behavior can be explained as
follow. As gi3 increases, the noise contribution from transistor M3 to the overall
circuit noise increases. Moreover, when using the same bias current, to increase
transconductance, the transistor needs to be larger, thereby decreasing its output
resistance. This in turn loads the resonance tank's impedance which leads to a lower
voltage gain. Therefore, it is more beneficial to widen the S1 1 -10 dB bandwidth by
increasing the value of C1 . However, this method has a drawback due to the limitation
on the capacitance value in IC technologies.
Compared to the RC-feedback, CG-feedback has more potential in terms of
achieving wideband characteristics. However, the noise added into the circuit by the
CG path is significant and the CG path consumes power. Finally, neither RC-feedback
nor CG-feedback solves the inherent mismatching of the NF minimum and S11 -10 dB
bandwidth frequency across process corners.
5.3.4 Common-gate LNA
As mentioned in Section 6.2.2, CG offers a simple solution for input matching.
The input resistance at the MOSFET source is inversely proportional to the
transconductance g, and the resulting impedance match is wideband [5]. Due to the
wideband nature of CG, the difference between noise performances of IDCS and CG is
smaller in wideband systems. Therefore, CG is more suitable for wideband
applications such as UWB.
I
In IF . . . .
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Figure 5-19 CG small signal model [5]
The CG small signal model used in the analysis is shown in Figure 5-19. The gm
in this figure also includes 9mb. Cpar includes all the parasitic capacitances at the
source of the input transistor and CT is defined as the total sum of all the capacitances
at the source node. Next, two design parameters are introduced. First, a parameter
Zre is introduced as the scale of the characteristic impedance of the LsCT resonator
with respect to the source impedance Zo:
ZLC (6.45)Zrel 
= ZO
In Eq. (6.45), ZLC is given as follows:
Ls 1 (6.46)
ZLC - - OLs = oCT
Secondly, a parameter p, which relates the resonator component value Lin and Cin
with the source resonator components Ls and CT, is given as:
Ls _ Cin (6.47)
Lin CT
Therefore, Eq. (6.19) can be expressed as
1 + s2 LsCT sLs (6.48)
Z; = +
spCT 1 + sLsg m + s 2 LsCT
In the following sections, S11 -10 dB bandwidth, NF and output signal current will be
analyzed with design parameters ZreI and p.
5.3.4.1 Sn -10dB Bandwidth
To simplify the calculation, only the source resonator LsCT is considered. The
perfect matching condition is applied to Eq. (6.19) to get the -10 dB S1 frequencies
as:
W (6.49)
WSi=-lO dB = 9 + 2 - Zrel 2  (6.49)
Thus the S11 -10 dB bandwidth can be calculated by subtracting the two frequencies
in Eq. (6.46). The result can be scaled with respect to the center frequency giving a
relative input matching bandwidth BWrelsil [5]:
BWsll 2 (6.50)BWret,six = = Zrez .
WO) 3
In Eq. (6.46), since oo and Zo are fixed, BWrei,si increases along with ZLC. According
to Eq. (6.42), ZLc is maximized when CT is minimized. In other words, the Cs
capacitance is zero and the Ls inductance is increased to resonate at the operating
frequency. Nevertheless, this method is impractical since it suffers from additional
parasitic in the wiring and layout of the circuit.
When the series resonator Lin and Cin are taken into account, the S11 -10 dB
frequencies can be found as [5]
oJ (6.51)
OSn1 =-lOdB = + 2 1 F2 )F 2 + F3 . (6.51)
F1 = -3F 4 + 12 (6.52)
F2 = 9F42 + 16p 2  
(6.53)
F3 = -4(9F 4 + 2p 2) (6.54)
F4=(p - Zrel2)2 (6.55)
From Eq. (6.51), the maximum BWre,s, , is achieved when
p = 2 _ Zrel2 . (6.56)
Applying Eq. (6.56) gets the maximum BWrel,si, as:
(6.57)
BWre,s,max = - 3)Zre = 0.9 6 Zrei .6 3
BWret,sl is plotted in Figure 5-20 as a function of p with several Zrel values. Figure
5-21 plots BWret,si as a function of Zret instead.
Figure 5-20 BWrelsil as a function of p with several Zrei values [5]
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Figure 5-21 BWrel,S11 as a function of Zrel with several p values. The solid line
shows the effect of the source parallel resonator only [5]
The effect of p and Zre to S11 -10 dB bandwidth are also studied with
simulation results in Table 5-6.These simulation results are obtained using a hand
calculated design. The detail of the design procedure is given in Section 7.1.3. The
target input matching frequency is 9 GHz and the voltage gain is targeted to be at
least 20 dB. The maximum current consumption is 2 mA. Finally, the recorded data
are worst case scenario measurements across slow, fast and typical corners.
Zrei p NF Voltage gain BWs11
[dB] [dB] [GHz]
1 0.5 6.93 22.87 3.36
1 1 6.85 23.29 6.55
1 1.5 6.89 23.41 8.08
1 2 6.95 23.46 8.14
1 2.5 7.02 23.47 7.25
0.5 1 9.73 22.68 3.491
1.5 1 6.343 23.3 5.39
2 1 6.17 23.14 3.44
2.5 1 6.21 22.93 0
Table 5-6 BWsni, NF and voltage gain of CG LNA for various Zre and p values
Table 5-6 reveals several behaviors regarding S11 -10 dB bandwidth. For a certain
value of p, there is an optimum Zrei value for maximum S11 -10 dB bandwidth as
illustrated in Figure 5-21. Similarly, there is also an optimum p value for maximum
S11 -10 dB bandwidth for a certain value of ZreI (see Figure 5-20).
5.3.4.2 Noise Figure
For the sake of simplicity, in this section, all analyses ignore the gate induced
noise, the substrate transconductance and noise caused by the cascade stage. The NF
analysis previously shown in Section 6.2.2.2 does not take into account the input
series resonator LinCin. When included, the NF can be expressed as [5]
2 -2p (6.58)
F= +y 1+ Z(( )O)
The two minimum NF frequencies can be found from Eq. (6.58) as:
Fmi = 2Zre (4Zrel2 + 2pZrel2 _ p 2 ) + (2pZrel2 - p2)(8Zre 2 + 2PZrel2 - (6.59)
and at the WOmin, the minimum noise factor is
F 1 + 4  2 (6.60)
Zrel2 4Zrel
Eq. (6.59) and (6.60) are only valid if p < 2Zre 2.
Eq. (6.58) is plotted in Figure 5-22 for various p values (Zret = 1 and y = 3)
and in Figure 5-23 for various Zrei values (p = 1 and y = 3). A close look at Figure
5-22 and Figure 5-23 reveals that certain combinations of Zrei and p can give a NF
value of less than the classical limit 1 + y. Another noted feature of the graphs in
Figure 5-22 and Figure 5-23 is that the NF shapes become more similar to the narrow
bands by either increasing p or decreasing Zret. This feature is also observed in
simulation.
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Figure 5-22 NF of CG with input series resonator for various p values
NF vs. Frequency
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Figure 5-23 NF of CG with input series resonator for various Zrei values
5.3.4.3 Output Signal Current
When the effect of the series resonator is taken into account, the -3 dB relative
bandwidth can be expressed as [5]
BWrel,OUT = - F6 ±-2 (F6 2 + 4F7 - 4) - (F62 +8F 7 + 8)j FS
Fs = 16p 2 +F 4 2
F6 = F4 - 4
F7 = F4 + 2p 2 - 3,
(6.62)
(6.63)
(6.64)
where F4 is given in Eq. (6.55) and -3 dB relative bandwidth is defined as
BWrel,loUT
BWoUT
(6.65)
BWre,iouT is plotted as a function of p with several ZreI values in Figure 5-24 and as a
function of Zrei with several p values in Figure 5-25. For the same value of p and Zrei,
the BWrei,ouT is much larger than BWrel,s,,. Therefore, it is much more difficult to
achieve a wide S11 better than -10 dB than to gain a flat output signal current.
iz
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Figure 5-24 BWrei,lout as a function of p with Zrel values [5]
(6.61)
Figure 5-25 BWre,lout as a function of Zrei with several p values. The solid line shows
the effect of the source parallel resonator only [5]
5.3.4.4 Remarks
Compared to the IDCS topology, CG is more suitable for UWB applications due
to its wideband input matching and noise figure. In this section, with certain Zret and
p values, the NF of CG can be lower than the classical limit 1 + y. However, due to the
input matching requirement, i.e. gm = 20 mS, the current consumption of CG is
higher than the IDCS. Finally, the mismatch of NF minimum frequency and S11 -10 dB
bandwidth is lesser for CG topology.
5.3.5 Current-Reused Configuration
Current-reused configurations for both IDCS and CG are shown in Figure 5-26.
Both configurations employ a stagger-tuning technique of a common-source stacked
on either a common-gate or another common source with a different resonance
frequency. Thus, the stagger technique exhibits a bandpass behavior frequency
response. In Figure 5-26, the inter-stage inductor L1 chokes the ac signal current
while C1 provides signal coupling from the drain of M, to the gate of M2 . At high
frequencies, C2 provides low impedance to bypass the ac current to ground. The
resistor R, provides dc bias for the gate of M 2 and also blocks the ac signal from
leaking into the power supply. A simplified small-signal equivalent tank circuit of the
first stage is shown in Figure 5-27. The resonance frequency of the load of the first
stage can be calculated as [12]
wL1 = LCc' (6.66)
where Cc is given as
Cal Cl + CadC 2 + C1 C2
Cc -
Cdl + C2  (6.67)
and Cdl is defined as all the parasitic capacitances at the drain node of M1 . The tank
impedance of the first stage can be approximated as
1 s 3 LCC 2 + S
2 L 19m2(C 1 + C2 ) + sC 1 + 9m2
SL19m2 (ClC1 + Cd lC2 + C1 C2 ) S2 + 1  (6.68)S2 
_s + (6.68)
Ll9m2 C L1Cc
and the voltage gain of the first stage is
,ml
A,- = Zloadi1 + ,mlRs (6.69)
The resonance frequency of the second stage can be found as
1
WL2
L L C- (6.70)
where Cx = CL + Cpar. Cpar includes all the parasitic capacitances at drain node of M2.
The voltage gain of the second stage is
S
sCin2 S2 S (6.71)
Cx(ro2 Rp,LL LLCX
RP,LL = (1 + QLL) QLL
Qwhere L is the quality factor ofthe L inductor.
where QLL is the quality factor of the L inductor.
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Figure 5-26 Current-reused configuration (a) CG and (b) IDCS
idl Vdl
-- Cdl
C2
Figure 5-27 Small signal equivalent tank circuit of the first stage [12]
To better understand the advantage of the current-reused configuration, simulation
results of a current-reused CG LNA are shown in Figure 5-28. Figure 5-29 plots the
voltage gain of the first stage and the second stage in the slow corner.
(6.72)
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Figure 5-28 S21, S11 and NF of a current-reused common-gate across slow, fast and
typical corners
Figure 5-29 Gain of 1st stage and 2nd stage current-reused CG in slow corners
Lin = I nH Cn = 312.53 fF
Ls = 1nH Cs = 279.62 fF
L1 = 2.5 nH C, = 295.85 fF
C2 = 995.42 fF R, = 5.00 kl
LL = 2 nH CL = 99.89 fF
Table 5-7 Component values for the simulation shown in Figure 5-28
The target input matching of the current-reuse in Figure 5-28 is 9 GHz and the
maximum current consumption is 2 mA. The first noticeable advantage of this
architecture is the voltage gain. Compared to the conventional CG in Table 5-6, this
current-reuse CG LNA achieves a maximum voltage gain of 28.84 dB with the same
power consumption. Its S11 -10 dB bandwidth and NF values are relatively the same
as the ones in Table 5-6.
6 Design Procedure and Examples
In this chapter, design procedure and examples of LNAs are presented. First,
the detail of the design procedure for IDCS LNA in Table 5-3 and CG LNA in Table 5-6
are given. Thereafter, the procedure is applied to design a single-ended and
differential multistage LNA that meet the specification given in Table 6-1. Post layout
simulation results of the single-ended LNA are also given. All the designs in this
chapter used the same 65 nm CMOS technology.
6.1 General Design Procedure of LNA
Important components used in LNA are inductors and capacitors. They are
used in the input matching network, inter-stage matching or the load impedance at
the output. Resistors are typically used for de-Qing resonators or dc biasing
transistors. Thus, a typical 20-30% variation in the resistance value is not critical. On
the other hand, such a variation in inductance or capacitance values can severely
degrade the LNA performance. Therefore, it is important to understand different
capacitor technologies and their process variations.
There are three types of capacitor available in this high performance 65 nm
CMOS technology: thick-oxide MOS capacitor, thin-oxide MOS capacitor and metal-
oxide-metal capacitor. Their variations across slow, fast and typical corners are
shown in Figure 6-1 through Figure 6-4. In all the cases, the initial capacitance is
picked to be approximately 100 fF in typical corner. Metal-oxide-metal capacitors,
both type 1 and type 2, have approximately a +20% variation with respect to the
typical corner. Thick-oxide MOS capacitor has a ±6% while thin-oxide capacitor has
only a ±5%.
Capacitance vs. Frequency
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Figure 6-1 100
x10' 3
fF metal-oxide-metal (type 1) capacitance variation across slow, fast
and typical corners
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Figure 6-2 100 fF metal-oxide-metal (type 2) capacitance variation across slow, fast
and typical corners
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Figure 6-3 100 fF thick-oxide capacitance variation across slow, fast and typical
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Figure 6-4 100 fF thin-oxide capacitance variation across slow, fast and typical
corners
Even though the thin-oxide MOS capacitor has the smallest variation across
process corners, its capacitance is a function of the bias voltage. As illustrated in
Figure 6-4, the bias voltage must be at least above 1 V to guarantee its functionality.
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This limits its usage in the LNA circuit. All thin-oxide MOS capacitors in this thesis are
used in the load resonator, which is dc biased through a load inductor to provide at
least a 1.2 V bias voltage. This is only valid with the assumption that the amplified RF
signal is small enough to not disturb the dc bias. Other capacitors in the circuit are
metal-oxide-metal type 2.
6.1.1 Sizing the Input Transistor
As seen above, it is important to characterize the NMOS transistor. The PMOS
transistor is omitted since it is not used in any LNA configuration. Figure 6-5 plots the
product of current efficiency (9m/glD) and transit frequency (fT) vs. current efficiency
for various transistor lengths across slow, fast and typical corners. The mapping
between current density (ID/W) and current efficiency (9gm/o) is shown in Figure
6-6. More information about these merits and the setup to collect the data can be
found in [13].
A proper LNA input transistor should have a high g9m/D to minimize power
consumption and a high fT to minimize NF (see Eq. (6.7) and (6.22)). As a result, their
product is of interest. As illustrated in Figure 6-5, there is an optimum m/lID value
that maximizes the product of gm/l and fT Furthermore, this optimum 9m/ID value
is fairly constant across slow, fast and typical corners. Typically, the input transistor's
length is chosen to be the smallest length available (which is 60 nm for this
technology) since it offers the highest fT. Once ID and gm/lID are known, the width of
the input transistor can be determined by using the one-to-one mapping between
IDIW and gm/ID in Figure 6-6.
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Figure 6-5 gm/ID*fT vs. g/IDo for various transistor's lengths across process slow, fast
and typical corners
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Figure 6-6 ID/W vs. gm/Io for various transistor's lengths across process slow, fast and
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.3
Length = 60n TT
-.. - Length = 60n SS
-- l kI - art1 cc
-s- Length = 90n TT
-- Length = 90n SS
- Length = 90n FF
-- Length = 130n TT
- -- Length = 130n SS
-- -Length = 130n FF
-- Length = 180n TT
-+- Length = 180n SS
-+-Length = 180n FF
.............. i .................. i .... 
.............. . .......................... ........... 
-i--Length\ = 18nS
..........................
..........................
-Length = 60n TT
/ --- Length = 60n SS
......... .................... .......... ........... .............. ................................ 
- - - L e n g th = 6 0 n F F
- -Length = 90n TT
- -Length = 90n SS
S-Length = 90n FF
,- -Length = 130n TT
- Length = 130n SS
/ -- Length = 130n FF
. .. 
- Length = 180n TT
S .. , *-Length = 180n SS
- -- Length = 180n FF
... " i .. ........ ... .. ..... .... - . V. :: ,, ,
...... . ... .. . . .
.. ...... ...1, . .
+ I I I
...................... ..........
gmADS (S/A)
6.1.2 IDCS LNA
In Figure 6-6, the optimum 9,n/ID value for 60 nm is 8.89 and the
corresponding ID/W is 60. For a current consumption of 1 mA, the width of M, in
Figure 5-9 can be calculated as
1 mA
WM= 60 =16.8 m. (7.1)
The simulated transconductance of M1 is 8.69 mS and Cgs, is 9.32 fF. Assuming Qin is
2, Cp can be determined from Eq. (6.6) as
1
C, = - - Cgsi 167 fF.
ooQinRs
Using the input matching condition (see Eq. (6.2)) to find the value of Ls:
Rs(C9gs + Cp)Ls = " 1 nH ,
9mi1
and from Eq. (6.6), LG can be calculated as
RsQinLG - Ls - 0.75 nH .OThe gain of the IDCS LNA cabiven as follows:
The gain of the IDCS LNA can be given as follows:
(7.2)
(7.3)
(7.4)
A, = gmlZoad = Ymi (1 + QL2  (7.5)
For a gain of 10 and an inductor's quality factor of 8, LL can be found approximately
equal to 2.5 nH. Thereby, CL should be 120 fF to provide a peak frequency at 9 GHz.
The cascode stage is the same size as the input stage. It has been found that there is
an optimum size for the cascode transistor to provide the minimum overall noise
figure. However, the minimum noise figure is only slightly better than the one in
which the cascode is the same size as the input transistor.
6.1.3 Common-gate LNA
Similar to the section above, for a current consumption of 2 mA, the width of
M1 in Figure 5-10 can be calculated as
2 mA
WM1 = -60 33.3 pm. (7.6)60 (7.6)
The simulated giJ is 17.44 mS and Cs,, is 18.66 fF. Assuming Zre is 1, from Eq.
(6.42) and (6.43), Ls and CT can be found as
ZLC _ Rs
Ls = -- 0.884 nH0o0 Wo (7.7)
1
C, = oZ 353.67 fF. (7.8)0oZLc (7.8)
From Eq. (7.8), Cs can be found to be 334.67 fF. With p equals to 1, Lin and Cin are
0.884 nH and 353.67 fF, respectively. The cascode stage is the same size as the input
stage. The load inductor LL has the same value as the previous section. CL is found by
sweeping the capacitance values so that it resonates with LL at 9 GHz and its value is
100 fF. All hand calculations in this section and the previous one are performed in the
typical corner.
6.2 Low Noise Amplifiers for UWB in 65 nm CMOS
In this section, design examples of single-ended and differential low noise
amplifiers for UWB are given. These designs must meet the specifications given in
Table 6-1. Assuming there is no loading between stages and 20 dB of voltage gain per
stage, a minimum number of 3 stages are needed to meet the 45 dB of gain
requirement. Even though the required center frequency is 8.12 GHz, all the LNAs in
this section aim for 8.5 GHz to account for additional parasitic capacitances which are
added during the layout process.
Parameter Requirement
Current consumption < 10 mA
Gain _ 45 dB
Noise Figure < 8 dB
IP3
Supply voltage 1.3 V
Center frequency 8.12 GHz
Voltage gain -3dB BW 2 600 MHz
Table 6-1 LNA performance specifications
6.2.1 Single-ended LNA
The single-ended LNA has three stages. The first stage is a current-reused CG
and the last two stages are current-reused CS (see Section 6.3.5). A current-reused CG
is chosen as the first stage since it offers wideband input matching and noise figure.
Two big capacitors, 1 pF each, are used to perform ac coupling between stages.
6.2.1.1 First Stage
The schematic of the first stage is shown in Figure 6-7. Since the noise figure is
determined solely by the first stage, it is biased with a higher current consumption
than the last two stages. With a current biasing of 2 mA, M1 is sized (54.6 pm/60 nm)
such that its g is approximately 22 mS, giving a gm/ID of 11. This is not the optimum
value found in Section 7.1.2. However, since NF of CG is weakly dependent on the fT
of the input transistor. Thus, fT can be traded off for more current efficiency.
Therefore, M1 is biased closer to the sub threshold region. The 1 pF capacitor at the
gate of M1 is used to provide an ac ground at the gate node. The same functionality
applies to capacitor C2 at the source node of M2 . The transistor M2's length is
increased to 90 n to provide more output impedance as to not decrease the load
resonator's impedance. The choke inductor L2 , the ac coupling capacitor C3, the load
inductor L3 and the load capacitor C4 are found by sweeping such that the first stage
is centered at 8.5 GHz to provide the best input matching and noise figure.
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Figure 6-7 First stage of single-ended LNA
6.2.1.2 2nd and 3rd Stage
The schematic for the 2nd and 3rd stage are shown in Figure 6-8 and Figure 6-9. Each
stage is biased at 0.6 mA of current in typical corner. The input transistor's length is
increased to 100 nm to reduce the loading effect of its output resistance. For the same
reason, the cascode transistor is sized to 90 nm in length. The ac coupling capacitor
between the input and the cascode transistor is increased to 1 pF. This, in return,
reduces the gain loss in the capacitive divider at the gate node of the cascode
transistor. The second stage is centered at 8 GHz while the third stage is centered at
9 GHz. The overall effect of placing three stages' center frequencies at 8, 8.5 and 9 GHz
is a flatter gain response and wider -3dB bandwidth.
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Figure 6-8 Second stage of single-ended LNA
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Figure 6-9 Third stage of single-ended LNA
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6.2.1.3 Pre-layout Simulation Results
The pre-layout simulated gain, S11 and NF are shown in Figure 6-10. Figure
6-11 plots each stage's gain in the typical corner. The simulations are performed
using inductors generated by PeakView. A plot of their inductance value and quality
factor can be found in Figure 5-3 and Figure 5-2, respectively. The maximum current
consumption is 4.74 mA in the fast corner. This also includes currents used in
generating bias voltages. The summary of the pre layout performances is given in
Table 6-2.
SS TT FF
Figure 6-10 Pre-layout S21, Sl and NF of a 3-stage single-ended LNA in 65 nm
Figure 6-11 Pre-layout voltage gain of each stage in typical corner
Parameter Result
Supply voltage 1.3 V
Supply current (maximum) 4.74 mA (fast corner)
Voltage gain (minimum) 53.74 dB
Voltage gain center frequency (across process corners) 8.58-8.68 GHz
Voltage gain -3 dB BW (minimum) 836 MHz
NF (maximum) 6.5 dB @ 8 GHz
Sn1 -10 dB frequencies 7.165-11.85 GHz
Table 6-2 Pre-layout simulated 3-stage single-ended LNA performance
6.2.1.4 Post Layout Simulation Results
Figure 6-12 shows the layout of the single-ended LNA. Due to parasitic wiring
resistance, the first stage current consumption is increased to 3.74 mA. The later
stage is also increased to 0.886 mA. As a result, the maximum current consumption is
increased to 6.925 mA in the fast corner. This also includes currents used in
generating bias voltages. The summary of the post layout performance can be found
in Table 6-3. Figure 6-13 shows the post layout simulated voltage gain, S11 and NF.
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Figure 6-12 Layout of a 3-stage single-ended LNA
Figure 6-13 Post layout S21, S12 and NF of a 3-stage single-ended LNA in 65 nm
iijs~
Parameter Result
Supply voltage 1.3 V
Supply current (maximum) 6.925 mA (fast corner)
Voltage gain (minimum) 46.22 dB
Voltage gain center frequency (across process corners) 8.205-8.876 GHz
Voltage gain -3 dB BW (minimum) 1.158 GHz
NF (maximum) 7.6 dB @ 8 GHz
Si1 -10 dB frequencies 6.865-12.32 GHz
Table 6-3 Post layout simulated 3-stage single-ended LNA performance
The single-ended LNA topology has one major shortcoming, which is its
sensitivity to parasitic inductances in the power and ground lines. In some cases,
parasitic inductances provide severe source degeneration, which in turn reduce the
voltage gain of the amplifier. For RF packages, these parasitic inductances are
typically dominated by the inductances of the bonding wires, which provide
interconnections between the pads on the RFIC and the package's pads for signal or
dc inputs and outputs. A general rule of thumb in computing the inductance of the
bond wire is 1 nH per millimeter of wire length [14]. Thus, one could reduce the bond
wire inductance by reducing the bond wire length. Another way to reduce bond wire
inductance is to place multiple bond wires in parallel. This in turn reduces the overall
inductance by the square root of the number of bond wires used. However, there are
limitations to this technique since only a limited number of bond wires can fit on a
particular pad. To mitigate this problem, additional pads could be used [15].
An alternative solution is to exploit the symmetrical structure of the
differential topology. Differential topology is not so vulnerable to parasitic source
inductances. However, differential topology comes at a cost. To have the same noise
figure as its single-ended counterpart, the differential topology must consume twice
the amount of power. This power consumption drawback of the differential topology
can be overcome with a Gm-boosted technique which is discussed in Chapter 5.
6.2.2 Differential LNA
The only difference between the differential LNA and the single-ended one is
that the first stage utilizes a Gm-boosted structure (see Figure 6-14). The latter two
stages are the same as the single-ended version. As mentioned in Section 6.2.2.4, the
coupling capacitors should be large, 1 pF in this case, to approximately double the
input transconductance. Consequently, the current bias in one single leg can be
reduced to 1.2 mA while meeting the input matching requirement. The overall
maximum current consumption is 7.117 mA in the fast corner. This also includes
currents used in generating bias voltages. Table 6-4 summarizes the pre layout
performances of the differential LNA. Figure 6-15 shows the pre layout simulated S21,
S11 and NF.
Parameter Result
Supply voltage 1.3 V
Supply current (maximum) 7.117 mA (fast corner)
Voltage gain (minimum) 56.05 dB
Voltage gain center frequency (across process corners) 8.635-8.702 GHz
Voltage gain -3 dB BW (minimum) 803 MHz
NF (maximum) 5.8 dB @ 8 GHz
Sn1 -10 dB frequencies 7.742-10.04 GHz
Table 6-4 Pre-layout simulated 3-stage differential LNA performance
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Figure 6-14 Gm-boosted current-reused first stage
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Figure 6-15 Pre-layout Sz2 , Si1 and NF of a 3-stage diffdrential LNA in 65 nm
7 Conclusion
In this thesis, circuit design and analyses of LNAs for UWB applications are
presented. First, two popular narrowband topologies based on IDCS and CG are
introduced. A comparison between these two topologies is also presented. The main
emphasis is on input matching, voltage gain, noise figure, and process variation
tolerance. It is found that the CG LNA has superior noise performance at high
frequencies compared to the IDCS one. On the other hand, IDCS LNA generally has
higher gain due to the amplification by the quality factor of the input matching
network. However, having a high quality factor input matching network makes IDCS
LNA more sensitive to process variation and parasitic. On the contrary, most of the
parasitic at the input of the CG topology can be absorbed into its structure and the
lower voltage gain drawback of the CG LNA can be overcome with a G-boosted
technique which is discussed in Chapter 5.
Secondly, several LNA topologies, including IDCS and CG, are analyzed in detail
to determine the suitability and limitations for wideband application. Several
simulation examples in a 65 nm CMOS process are shown as a comparison between
the theoretical equations and the simulated data. In general, a proper LNA should
have input matching (S,,1  -10 dB), voltage gain and near optimal noise figure
frequencies cover the entire operational band across all process corners. However,
this is difficult to achieve with IDCS architecture. IDCS noise figure and S11 curves are
usually narrow, thus making it difficult to center them at the operating frequency
across all process corners. Moreover, IDCS S11 -10 dB bandwidth, the output signal
current and noise figure are tightly related to the quality factor of the input matching
network. Thus, a change in one will affect the others. This thesis then explores the
possibilities of utilizing either RC or CG feedback to achieve adequate S11 -10 dB
bandwidth in addition to maintaining the noise figure and gain performances. It is
found that neither RC nor CG feedback solves the inherent mismatching of the noise
figure minimum and S11 -10 dB bandwidth frequencies well across process corners.
On the other hand, CG is found to be more suitable for UWB applications due to its
wideband input matching and noise figure characteristics. To further reducing power
consumption, this thesis explores the current-reused configuration for both IDCS and
CG. The advantage of this architecture is the high voltage gain. Compared to the
conventional CG, the current-reused CG LNA achieves a maximum voltage gain of
28.84 dB with the same power consumption while having similar S11 -10 dB
bandwidth and noise figure values.
Finally, a design procedure is proposed in Chapter 6. Examples of applying this
procedure to implement a single-ended and differential multistage LNA to meet the
specifications given in Table 6-1 are also given. Both the LNAs consist of three stages.
The first stage is a current-reused CG and the last two stages are current-reused CS. A
current reused CG is chosen as the first stage since it offers wideband input matching
and noise figure. Post layout simulation results show that the single-ended LNA has a
minimum gain of 46.22 dB, a maximum noise figure of 7.6 dB, a minimum -3 dB
bandwidth of 1.158 GHz while drawing a maximum current of 6.925 mA from a 1.3 V
power supply. Pre-layout simulation results show that the differential LNA has a
minimum gain of 56.05 dB, a maximum noise figure of 5.8 dB, a minimum -3 dB
bandwidth of 803 MHz while drawing a maximum current of 7.117 mA from a 1.3 V
power supply.
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